The #1 Site for IT and Engineering Jobs - search all IT and Engineering  jobs.
Mjp1vl6v1qfgrqpyz7r

Lead FPGA UVM Verification Engineer

Job Description

This position is for a Lead FPGA UVM (Universal Verification Methodology) Verification Engineer

Qualifications:

• BS Degree in electrical/computer engineering and 9+ years of professional relevant experience, OR, a MS in electrical/computer engineering and 7+ years of professional relevant experience.

• 5+ years of experience verifying ASICs / FPGAs.

• 3+ years of experience with verification methodology like OVM / UVM.

Preferred Additional Skills:

• 3+ years of experience in ASIC / FPGA verification using C/C++ and/or System Verilog.

• 3+ years of experience with building and setting up scalable simulation/verification environments.

• Experience with and understanding of Altera and/or Xilinx FPGA architectures.

• Experience with Vivado and/or Quartus tool suite.

• Proficiency with hardware verification languages: System Verilog, System Verilog Assertions

• Proficiency with Object Oriented Programming Concepts: Inheritance, Polymorphism, etc.

• Proficient in scripting languages: bash/csh, Perl, Python, etc.

• Revision Control Systems: svn, git

• Proficient in Linux Environments

• Constrained Random Verification Experience highly desired.

• Experience with packet-based protocols (PCI Express etc.), Network-centric designs (Ethernet, IP, FC).

• Experience with high speed memory interfaces (DDRx)

• Familiarity with test scoping for complex designs, code coverage, functional coverage, assertions.

Job Requirements



Aerospace/Defense Domain client is looking for a Lead FPGA UVM (Universal Verification Methodology) Verification Engineer

Job Snapshot

Location US-FL-Palm Bay Florida
Employment Type Contractor
Pay Type Year
Pay Rate N/A
Store Type Engineering & Aerospace
Apply

Company Overview

American Cybersystems, Inc. (ACS Group)

ACS Group provides services to Fortune 1000 companies across various industry verticals. With a proven track record of managing project demands while improving the efficiency, productivity and profitability of new and existing projects through process improvement, ACS Group is consistently recognized for identifying and implementing strategic solutions that create and preserve long-term business value. Learn More

Contact Information

US-FL-Palm Bay Florida
Rohan Mathur
218-288-1497
Icon-social-facebookIcon-social-linkedinIcon-social-twitter
Snapshot
American Cybersystems, Inc. (ACS Group)
Company:
US-FL-Palm Bay Florida
Location:
Contractor
Employment Type:
Year
Pay Type:
N/A
Pay Rate:
Engineering & Aerospace
Store Type:

Job Description

This position is for a Lead FPGA UVM (Universal Verification Methodology) Verification Engineer

Qualifications:

• BS Degree in electrical/computer engineering and 9+ years of professional relevant experience, OR, a MS in electrical/computer engineering and 7+ years of professional relevant experience.

• 5+ years of experience verifying ASICs / FPGAs.

• 3+ years of experience with verification methodology like OVM / UVM.

Preferred Additional Skills:

• 3+ years of experience in ASIC / FPGA verification using C/C++ and/or System Verilog.

• 3+ years of experience with building and setting up scalable simulation/verification environments.

• Experience with and understanding of Altera and/or Xilinx FPGA architectures.

• Experience with Vivado and/or Quartus tool suite.

• Proficiency with hardware verification languages: System Verilog, System Verilog Assertions

• Proficiency with Object Oriented Programming Concepts: Inheritance, Polymorphism, etc.

• Proficient in scripting languages: bash/csh, Perl, Python, etc.

• Revision Control Systems: svn, git

• Proficient in Linux Environments

• Constrained Random Verification Experience highly desired.

• Experience with packet-based protocols (PCI Express etc.), Network-centric designs (Ethernet, IP, FC).

• Experience with high speed memory interfaces (DDRx)

• Familiarity with test scoping for complex designs, code coverage, functional coverage, assertions.

Job Requirements



Aerospace/Defense Domain client is looking for a Lead FPGA UVM (Universal Verification Methodology) Verification Engineer

Sologig Advice

For your privacy and protection, when applying to a job online: Never give your social security number to a prospective employer, provide credit card or bank account information, or perform any sort of monetary transaction.Learn More

By applying to a job using sologig.com you are agreeing to comply with and be subject to the workinretail.com Terms and Conditions for use of our website. To use our website, you must agree with theTerms & Conditionsand both meet and comply with their provisions.
Lead FPGA UVM Verification Engineer Apply now